Paste your assembly
Type or open a .s file. Labels, pseudo-instructions like li and la, and .data directives all work.
Paste RV32IM assembly and see each instruction's address, hex word and decoded form.
Copy the code as hex, download .hex or .bin, or run it right here to check it works.
Loading the RISC-V simulator…
Type or open a .s file. Labels, pseudo-instructions like li and la, and .data directives all work.
Press Assemble. Errors point at their line; the Machine code tab lists every instruction word.
Copy the words as hex, one per line, or download a .hex or raw little-endian .bin file.
Need an illustration of your processor design or a clip for your course? Create it with WaveSpeed AI.
Make diagrams-style illustrations and covers for slides and lab reports.
Turn an idea into a short explainer clip for your class.
Turn a sketch of a board or a chip package into a 3D model.
$1 in free credits for eligible new accounts. No card needed. Generators have separate account and credit requirements. The RISC-V simulator is free.
Yes. This online RISC-V assembler is free, with no account, no limits and nothing to install.
One 32-bit instruction word per line, eight hex digits, starting at the first instruction. The .bin file holds the same words as little-endian bytes.
Yes. li, la, call, tail and lw with a label become the one or two real instructions you see in the listing, with the same encodings a standard RISC-V toolchain produces.
Code starts at 0x00400000 and data at 0x10010000, so branch offsets and la addresses match the common teaching simulators.
No. It is assembled in your browser and saved only in this browser's storage.
RV32I + M · Hex, .hex and .bin · Run to check